دانلود کتاب Digital Logic Design Using Verilog: Coding and RTL Synthesis

طراحی منطق دیجیتال با استفاده از وریلاگ: برنامه نویسی و سنتز RTL

  • Presents unique ideas to interpret digital logic in the Verilog RTL form
  • Consists of practical scenarios and issues that are helpful to students and professionals
  • Covers key case studies in generic forms and more than 100 practical examples
بخش دانلود کتاب
درباره کتاب

This book is designed to serve as a hands-on professional reference with additional utility as a textbook for upper undergraduate and some graduate courses in digital logic design. This book is organized in such a way that that it can describe a number of RTL design scenarios, from simple to complex. The book constructs the logic design story from the fundamentals of logic design to advanced RTL design concepts. Keeping in view the importance of miniaturization today, the book gives practical information on the issues with ASIC RTL design and how to overcome these concerns. It clearly explains how to write an efficient RTL code and how to improve design performance. The book also describes advanced RTL design concepts such as low-power design, multiple clock-domain design, and SOC-based design. The practical orientation of the book makes it ideal for training programs for practicing design engineers and for short-term vocational programs. The contents of the book will also make it a useful read for students and hobbyists.

مشخصات کتاب
نویسنده:
موضوعات: کتاب آموزشی FPGA, کتاب آموزشی Verilog
برچسب ها: سنتز سطح بالا, کتاب آموزشی Verilog, کد نویسی RTL, کدنویسی verilog, نمونه کد FPGA
ناشر کتاب: Springer
سال انتشار: 2016
نوع کتاب: PDF
تعداد صفحات کتاب: 416
حجم کتاب: 50 مگابایت
ISBN: 8132227891
امتیاز این کتاب:

دانلود کتاب
پسورد فایل : پازج
اشتراک گذاری
دانلود بهترین کتاب های آموزشی FPGA و مباحث مرتبط در سایت پازج