The book describes design and implementations of FPGA (Field-Programmable Gate Arrays)/PSoC (Programmable Systems-on-Chip) hardware accelerators

Focus is on hardware accelerators for data/information processing and combinatorial optimization

The presented material will be supported by numerous practical examples with demonstration of the results using recent prototyping systems from Xilinx