Takes into account the peculiarities of a Finite State Machine model used for interpretation of a control algorithm, as well as features of hardware in use. Discusses the hardware implementation of control algorithms represented by graph-schemes of algorithm. Includes new methods of logic synthesis and optimization for logic circuits of Mealy and Moore FSMs targeting FPGAs, as well as a lot of examples