my_hardware Project Status (01/26/2016 - 12:35:57) | |||
Project File: | megawing.xise | Parser Errors: | No Errors |
Module Name: | my_hardware | Implementation State: | Programming File Not Generated |
Target Device: | xc6slx9-2tqg144 |
|
|
Product Version: | ISE 14.2 |
|
|
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | Tue Jan 26 12:30:05 2016 | ||||
Translation Report | ||||||
Map Report | ||||||
Place and Route Report | ||||||
CPLD Fitter Report (Text) | ||||||
Power Report | ||||||
Post-PAR Static Timing Report | ||||||
Bitgen Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
WebTalk Report | Current | Tue Jan 26 12:35:45 2016 | |
WebTalk Log File | Current | Tue Jan 26 12:35:57 2016 |