


[www.posedge.ir](http://www.posedge.ir)


**Posedge-One SPARTAN-6 FPGA Development Board**  
**Rev 1.1**

---

**SPARTAN-6 LX 9 FPGA**  
**On-Board USB-JTAG Programmer**  
**512 KB SRAM Memory**  
**USB-FIFO Interface (Up to 10 MB/s transfer speed)**  
**64 Mbit QSPI Flash**  
**48 User I/O**

Title <b>Posedge-One SPARTAN-6 Development Board</b>			<a href="http://www.posedge.ir">www.posedge.ir</a> Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan Islamic Republic of IRAN	
Size: A	Number:	Revision: 1.1		
Date: 9/12/2015		Sheet 1 of 6		




# POWER



Title <b>Posedge-One SPARTAN-6 Development Board</b>		www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan Islamic Republic of IRAN	
Size: A	Number:	Revision: 1.1	
Date: 9/12/2015		Sheet 2 of 6	






# FPGA




Orange Nets are Clock pins which should be connected to GCLK pins

Blue Nets are config pins with fixed position

Red Nets are GPIO and could be place on any GPIO pin of the FPGA



# SRAM






Title <b>Posedge-One SPARTAN-6 Development Board</b>		www.posedge.ir Rayan-Sanat Tech. Isfahan Science and Technology Town, Isfahan Islamic Republic of IRAN	
Size: <b>A</b>	Number:	Revision: 1.1	
Date: 9/12/2015		Sheet 4 of 6	





# GPIO

ClassName: WING1  
net class



ClassName: WING2  
net class



# USB-JTAG

